CPE/EE 422/522 Advanced Logic Design L14

Electrical and Computer Engineering University of Alabama in Huntsville

Additional Topics in VHDL

- Attributes
- Transport and Inertial Delays
- · Operator Overloading
- Multivalued Logic and Signal Resolution
- IEEE 1164 Standard Logic
- Generics
- · Generate Statements
- · Synthesis of VHDL Code
- Synthesis Examples
- · Files and Text IO

14/07/2003

UAH-CPE/EE 422/522 © AM

Review: Operator Overloading

- Operators +, operate on integers
- Write procedures for bit vector addition/subtraction

 addvec, subvec
- Operator overloading allows using + operator to implicitly call an appropriate addition function
- · How does it work?
 - When compiler encounters a function declaration in which the function name is an operator enclosed in double quotes, the compiler treats the function as an operator overloading ("+")
 - when a "+" operator is encountered, the compiler automatically checks the types of operands and calls appropriate functions

14/07/2003

UAH-CPE/EE 422/522 © AM

Review: Multivalued Logic

- Bit (0, 1)
- Tristate buffers and buses => high impedance state 'Z'
- · Unknown state 'X'
 - e. g., a gate is driven by 'Z', output is unknown
 - a signal is simultaneously driven by '0' and '1'




14/07/2003

UAH-CPE/EE 422/522 ©AM


Review: Signal Resolution

- VHDL signals may either be resolved or unresolved
- Resolved signals have an associated resolution function
- · Bit type is unresolved -
 - there is no resolution function
 - if you drive a bit signal to two different values in two concurrent statements, the compiler will generate an error

14/07/2003 UAH-CPE/EE 422/522 ©AM 5



IEEE 1164 Standard Logic · 9-valued logic system - 'U' - Uninitialized - 'X' - Forcing Unknown - '0' - Forcing 0 If forcing and weak signal are - '1' - Forcing 1 tied together, the forcing signal dominates. - 'Z' - High impedance - 'W' - Weak unknown Useful in modeling the internal - 'L' - Weak 0 operation of certain types of - 'H' - Weak 1 ICs. - '-' - Don't care In this course we use a subset of the IEEE values: X10Z 14/07/2003 UAH-CPE/EE 422/522 ©AM



function 'and' [1:std_utogic; r:std_utogic] return UXDL is begin return (and_table(), f)); and 'and': [1:std_utogic; r:std_utogic] return UXDL is begin return (and_table(), f)); and 'and': [1:std_logic_vector [1:to (LENGTH) is t] alian re: std_logic_vector (1:to (LENGTH) is t] alian re: std_logic_vector (1:to (LENGTH) is t] variable result: std_logic_vector (1:to (LENGTH)); begin if (.LENGTH) = rLENGTH) then assert FALSE report FALDE; assert FALSE report FALDE; after the result FARAGE loop rotate() := und_table (N(I), re|I)); and loog, and lift return result; and loog.

Generics

- Used to specify parameters for a component in such a way that the parameter values must be specified when the component is instantiated
- · Example: rise/fall time modeling

14/07/2003

```
entity NAMO2 is generic (Trisc, Trisc; tone; load; natural); port (ab.) in folt, critical; tone; load; natural); end (MAID2); end (MAID2); signal natid, wake; bot; begin natid, wake; bot; begin natid, value = n annd b; c = n and, value = n annd b; c = n and, value after (Trisc + 3 ns * load) when natid value = "1" else natid, value after (Trisc + 3 ns * load); end behavior;
```

UAH-CPE/EE 422/522 © AM

12

Rise/Fall Time Modeling Using Generics entity (MADD) is generic (Time, Thill) time; load instured; generic (Time, Thill) time; load instured; end (MADD); end (MADD); end (MADD); end (MADD) is signal rand (wake 1 time; begin (value <= a cand (); c. end (wake =1) eard (); c. end (wake =1) eard (); c. end (wake after (Thill + 2 m * load); when rand (wake = '2') end (wake MADD); but is perfect, (i.d., i.d., i.d.,

Generate Statements · Provides an easy way of instantiating components when we have an iterative array of identical components • Example: 4-bit RCA Full C(3) C(2) Full Full Adder A(3) B(3) A(2) B(2) A(1) B(1) A(0) 14/07/2003 UAH-CPE/EE 422/522 © AM

4-bit Adder entity Adder4 is port (A, B: in bit_vector(3 downto 0); Ci: in bit; S: out bit_vector(3 downto 0); Co: out bit); -- Inputs -- Outputs end Adder4; architecture Structure of Adder4 is component FullAdder port (X, Y, Cin: in bit; Cout, Sum; out bit); -- Inputs -- Outputs end component; signal C: bit_vector(3 downto 1); begin —instantiate four copies of the FullAdder FA0: FullAdder port map (A(0), B(0), Cl, C(1), S(0)); FA1: FullAdder port map (A(1), B(1), C(1), C(2), S(1)); FA2: FullAdder port map (A(2), B(2), C(2), C(3), S(2)); FA3: FullAdder port map (A(3), B(3), C(3), Co, S(3)); end Structure; 14/07/2003 UAH-CPE/EE 422/522 ©AM 15

Synthesis of VHDL Code

- Synthesizer
 - take a VHDL code as an input
 - synthesize the logic: output may be a logic schematic with an associated wirelist
- Synthesizers accept a subset of VHDL as input
- Efficient implementation?
- Context

. . .

A <= B and C; wait until clk'event and clk = `1'; A <= B and C;

Implies CM for A Implies a register or flip-flop

14/07/2003 UAH-CPE/EE 422/522 ©AM

Synthesis of VHDL Code (cont'd)


- When use integers specify the range
 if not specified, the synthesizer may infer 32-bit register
- When integer range is specified, most synthesizers will implement integer addition and subtraction using binary adders with appropriate number of bits
- General rule: when a signal is assigned a value, it will hold that value until it is assigned new value


14/07/2003 UAH-CPE/EE 422/522 ©AM 18


Unintentional Latch Creation entity latch example is port(a) in integer range 0 to 3; b; out talt; end latch, example; architecture tests of facth, example is begin process(s) begin case s is when 0 > b < 10; when 1 >> b < 10; when 1 >> b < 10; when 1 >> mult; end access; end test 1: What if a = 3? The previous value of b should be held in the latch, so G should be 0 when a = 3. To eliminate latch => replace the word null with b <= 0; 14/07/2003 UAH-CPE/EE 422/522 ©AM 19

```
if A = '1' then NextState <= 3;
end if;

What if A /= 1?
Retain the previous value for NextState?
Synthesizer might interpret this to mean that NextState is unknown!
if A = '1' then NextState <= 3;
else NextState <= 2;
end if;</pre>
UAH-CPE/EE 422/522 @AM 20
```







Standard VHDL Synthesis Package

- Every VHDL synthesis tool provides its own package of functions for operations commonly used in hardware models
- IEEE is developing a standard synthesis package, which includes functions for arithmetic operations on bit_vectors and std_logic vectors
 - numeric_bit package defines operations on bit_vectors
 - type unsigned is array (natural range<>) of bit;
 - type signed is array (natural range<>) of bit;
 - package include overloaded versions of arithmetic, relational, logical, and shifting operations, and conversion functions
 - numeric_std package defines similar operations on std_logic vectors

Numeric_bit, Numeric_std

- · Overloaded operators
 - Unary: abs, -
 - Arithmetic: +, -, *, /, rem, mod
 - Relational: >, <, >=, <=, =, /=
 - Logical: not, and, or, nand, nor, xor, xnor
 - Shifting: shift_left, shift_right, rotate_left, rotate_right, sll, srl, rol, ror

14/07/2003

UAH-CPE/EE 422/522 ©AM

Numeric_bit, Numeric_std (cont'd)

If the left and right signed operands are of different lengths, the shortest operand will be sign-extended before performing an antibranetic operation. For unsigned operands, the shortest operand will be extended by filling in 0's on the left. Examples:

```
slabed: _Offst, + _1011, pecomes _01101, + _11011, = _11000,
```

When addition is performed on unsigned or signed operands, the final carry is discarded and overflow is ignored. If a carry is needed, an extra bit can be added to one of the operands. Examples:

14/07/2003

25

27

UAH-CPE/EE 422/522 © AM

26

Numeric_bit, Numeric_std (cont'd)

14/07/2003


UAH-CPE/EE 422/522 © AM


Synthesis Examples (1)

14/07/2003 UAH-CPE/EE 422/522 ©AM

28

Synthesis Examples (2a) entity SPL_2 is port(X, CLK; in SR; Z; out SR); and SPL_2; · Mealy machine: BCD to architecture Table of SMI_2 is refutedore Table of SMI, 2 to subtype 5, tops in larger carge 0 to 7; signed 5 time, Neoforlare 5, tops constant 601 s. Type 1 = 00 constant 601 s. Type 1 = 00 constant 621 s. Type 1 = 00 constant 621 s. Type 1 = 50 constant 621 s. Type 1 = 20 constant 6 BCD+3 -- state assignment Converter gin grocess(State,X) -- Combinational Network process (State, 2) — Combinal begin 2 <= 11; Reutstate <= 50; — added to case State is subma 50: 15 # 7 of their 2 <= 11; Restatate <= 51; when 50: 15 # Restatate <= 52; and IP; when 50: 15 # Restatate <= 52; # Restat - added to avoid latch then 52 => If X=V' then 2<=V'; heststate<=54; else 2<='1'; heststate<=54; end if; 14/07/2003 UAH-CPE/EE 422/522 @AM 29





Files • File input/output in VHDL • Used in test benches - Source of test data - Storage for test results • VHDL provides a standard TEXTIO package - read/write lines of text

File Declaration file file-name: file-type [open mode] is "file-pathname"; Example: file test_data: text open read_mode is "citest1'test.dat" - declares a file named test_data of type test which is opened in the read mode. The physical location of the file is in the test1 directory on the c: drive. Modes for Opening a File read_mode write_mode append_mode file elements can be read using a read procedure nese empty file is created; elements can be written using a write procedure append_mode allows writing to an existing file

Standard TEXTIO Package

- Contains declarations and procedures for working with files composed of lines of text
- · Defines a file type named text:

type text is file of string;

 Contains procedures for reading lines of text from a file of type text and for writing lines of text to a file

/07/2003 UAH-CPE/EE 422/522 ©AM 34

Reading TEXTIO file

- Readline reads a line of text and places it in a buffer with an associated pointer
- Pointer to the buffer must be of type line, which is declared in the textio package as: type line is access string;
- When a variable of type line is declared, it creates a pointer to a string
- Code

variable buff: line;
...
readline (test_data, buff);

 reads a line of text from test_data and places it in a buffer which is pointed to by buff

14/07/2003 UAH-CPE/EE 422/522 ©AM 35

Extracting Data from the Line Buffer

- To extract data from the line buffer, call a read procedure one or more times
- For example, if bv4 is a bit_vector of length four, the call

read(buff, bv4)

 extracts a 4-bit vector from the buffer, sets bv4 equal to this vector, and adjusts the pointer buff to point to the next character in the buffer. Another call to read will then extract the next data object from the line buffer.

Extracting Data from the Line Buffer (cont'd)

- TEXTIO provides overloaded read procedures to read data of types bit, bit_vector, boolean, character, integer, real, string, and time from buffer
- · Read forms

```
read(pointer, value)
read(pointer, value, good)
```

- good is boolean that returns TRUE if the read is successful and FALSE if it is not
- type and size of value determines which of the read procedures is called
- character, strings, and bit_vectors within files of type text are not delimited by quotes

4/07/2003

UAH-CPE/EE 422/522 @AM

Writing to TEXTIO files

 Call one or more write procedures to write data to a line buffer and then call writeline to write the line to a file.

```
variable buffw : line;
variable int1 : integer;
variable bv8 : bit_vector(7 downto 0);
...
write(buffw, int1, right, 6); --right just., 6 ch. wide
write(buffw, bv8, right, 10);
writeln(buffw, output_file);
```

Write parameters: 1) buffer pointer of type line,

2) a value of any acceptable type,

3) justification (left or right), and 4) field width (number of characters)

14/07/2003 UAH-CPE/EE 422/522 ©AM

An Example

- Procedure to read data from a file and store the data in a memory array
- · Format of the data in the file

```
- address N comments byte1 byte2 ... byteN comments
```

- address -4 hex digits
- $\bullet\,$ N indicates the number of bytes of code
- bytei 2 hex digits
- each byte is separated by one space
- the last byte must be followed by a space
- anything following the last state will not be read and will be treated as a comment

14/07/2003

UAH-CPE/EE 422/522 @AM

An Example (cont'd)

· Code sequence: an example

```
- 12AC 7 (7 hex bytes follow)
AE 03 B6 91 C7 00 0C (LDX imm, LDA dir, STA ext)
005B 2 (2 bytes follow)
01 FC
```

- TEXTIO does not include read procedure for hex numbers
 - we will read each hex value as a string of characters and then convert the string to an integer
- · How to implement conversion?
 - table lookup constant named lookup is an array of integers indexed by characters in the range '0' to 'F'
 - this range includes the 23 ASCII characters:
 '0', '1', ... '9', ':', ';', '<', '=', '>', '?', '@', 'A', ... 'F'

· corresponding values:

39

0, 1, ... 9, -1, -1, -1, -1, -1, -1, 10, 11, 12, 13, 14, 15

14/07/2003 UAH-CPE/EE 422/522 ©AM

•10

VHDL Code to Fill Memory Array

VHDL Code to Fill Memory Array (cont'd)


Things to Remember


- · Attributes associated to signals
 - allow checking for setup, hold times, and other timing specifications
- · Attributes associated to arrays
 - allow us to write procedures that do not depend on the manner in which arrays are indexed
- · Inertial and transport delays
 - allow modeling of different delay types that occur in real systems
- · Operator overloading
 - allow us to extend the definition of VHDL operators
 so that they can be used with different types of operands

14/07/2003 UAH-CPE/EE 422/522 ©AM 43

Things to Remember (cont'd)

- Multivalued logic and the associated resolution functions
 - allow us to model tri -state buses, and systems where a signal is driven by more than one source
- Generics
 - allow us to specify parameter values for a component when the component is instantiated
- Generate statements
 - efficient way to describe systems with iterative structure
- TEXTIO
- convenient way for file input/output





State Graphs for Control Networks

- · Use variable names instead of 0s and 1s
 - E.g., XiXj/ZpZq
 - if Xi and Xj inputs are 1, the outputs Zp and Zq are 1 (all other outputs are 0s)
 - E.g., X = X1X2X3X4, Z = Z1Z2Z3Z4
 - X1X4'/Z2Z3 == 1 -- 0 / 0 1 1 0

14/07/2003 UAH-CPE/EE 422/522 ©AM 47

Constraints on Input Labels

 Assume: I – input expression => we traverse the arc when I=1

1. If I_i and I_j are any pair of input labels on arcs exiting state S_k , then I_iI_j = 0 if $i \neq j$.


Assures that at most one input label can be 1 at any given time


2. If n arcs exit state S_k and the n arcs have input labels I_1 , I_2 , ..., I_n , respectively, then $I_1+I_2+...+I_n=1$.


Assures that at least one input label will be 1 at any given time


1 + 2: Exactly one label will be 1 =>


the next state will be uniquely defined for every input combination














H = '1' then ## H = '1' then ACC(8 downte 4) <= add4(ACC(7 downte 4), Mcand.'0'): state <= State + 1; else ACC <= 0' 8 ACC(8 downte 1); when 2 | 4 | 6 | 8 => ACC <= 0' 8 ACC(8 downte 1); when 2 | 4 | 6 | 8 => ACC <= 0' 8 ACC(8 downte 1); state <= State + 1; when 2 | 4 | 6 | 8 => ACC <= 0' 8 ACC(8 downte 1); state <= State + 1; when 9 >> End of cycle end case; end process; Done <= 1' when State = 9 else '0'; end behavel; 14/07/2003 UAH-CPE/EE 422/522 @AM 55