

---

**CPE/EE 422/522**  
**Advanced Logic Design**  
**L14**

Electrical and Computer Engineering  
University of Alabama in Huntsville

---

---

**Additional Topics in VHDL**

- Attributes
- Transport and Inertial Delays
- Operator Overloading
- Multivalued Logic and Signal Resolution
- IEEE 1164 Standard Logic
- Generics
- Generate Statements
- Synthesis of VHDL Code
- Synthesis Examples
- Files and Text IO

14/07/2003

UAH-CPE/EE 422/522 ©AM

2

---

**Review: Operator Overloading**

- Operators +, - operate on integers
- Write procedures for bit vector addition/subtraction
  - addvec, subvec
- Operator overloading allows using + operator to implicitly call an appropriate addition function
- How does it work?
  - When compiler encounters a function declaration in which the function name is an operator enclosed in double quotes, the compiler treats the function as an operator overloading (“+”)
  - when a “+” operator is encountered, the compiler automatically checks the types of operands and calls appropriate functions

14/07/2003


UAH-CPE/EE 422/522 ©AM

3

---

**Review: Multivalued Logic**

- Bit (0, 1)
- Tristate buffers and buses => high impedance state ‘Z’
- Unknown state ‘X’
  - e. g., a gate is driven by ‘Z’, output is unknown
  - a signal is simultaneously driven by ‘0’ and ‘1’



14/07/2003

UAH-CPE/EE 422/522 ©AM

4

## Review: Signal Resolution

- VHDL signals may either be resolved or unresolved
- Resolved signals have an associated resolution function
- Bit type is unresolved –
  - there is no resolution function
  - if you drive a bit signal to two different values in two concurrent statements, the compiler will generate an error


14/07/2003

UAH-CPE/EE 422/522 ©AM

5

## Review: Signal Resolution (cont'd)

```
signal R : X01Z := 'Z'; ...
R <= transport '0' after 2 ns, 'Z' after 6 ns;
R <= transport '1' after 4 ns;
R <= transport '1' after 8 ns, '0' after 10 ns;
```



14/07/2003

UAH-CPE/EE 422/522 ©AM

6

## Review: Resolution Function for X01Z

```
package fourpack is
  type u_01Z is ('0','1','Z'); -- u_01Z is unresolved
  type u_01Z_vector is array (natural range <>) of u_01Z;
  function resolve4 (s:u_01Z_vector) return u_01Z;
  subtype s01Z is resolve4 u_01Z;
  -- s01Z is a resolved subtype which uses the resolution function resolve4
  type s01Z_vector is array (natural range <>) of s01Z;
end fourpack;

package body fourpack is
  type s01Z_table is array [u_01Z,u_01Z] of u_01Z;
  constant resolution_table: s01Z_table := (
    ('0','0','0'),
    ('0','0','1'),
    ('0','1','1'),
    ('0','1','Z')
  );
  function resolve4 (s:u_01Z_vector) return u_01Z is
  variable result: u_01Z := 'Z';
  begin
    if (length = 1) then
      return s(1);
    else
      for i in s range loop
        result := resolution_table(result,s(i));
      end loop;
    end if;
    return result;
  end resolve4;
end fourpack;
```

Define AND and OR for 4-valued inputs?

14/07/2003

UAH-CPE/EE 422/522 ©AM

7

## IEEE 1164 Standard Logic

- 9-valued logic system
  - 'U' – Uninitialized
  - 'X' – Forcing Unknown
  - '0' – Forcing 0
  - '1' – Forcing 1
  - 'Z' – High impedance
  - 'W' – Weak unknown
  - 'L' – Weak 0
  - 'H' – Weak 1
  - '-' – Don't care

If forcing and weak signal are tied together, the forcing signal dominates.

Useful in modeling the internal operation of certain types of ICs.

In this course we use a subset of the IEEE values: X01Z

14/07/2003

UAH-CPE/EE 422/522 ©AM

8

## Resolution Function for IEEE 9-valued

```
CONSTANT resolution_table : stdlogic_table := (
-- | U X 0 1 Z W L H -
| U | U | U | U | U | U | U | U | U | U |
| X | 'X' | 'X' | 'X' | 'X' | 'X' | 'X' | 'X' | 'X' | 'X' |
| 0 | 'X' | '0' | 'X' | '0' | '0' | '0' | '0' | 'X' | '0' |
| 1 | 'X' | 'X' | '1' | '1' | '1' | '1' | '1' | 'X' | '1' |
| Z | 'X' | '0' | '1' | 'X' | 'Z' | 'Z' | 'Z' | 'X' | 'Z' |
| W | 'X' | '0' | '1' | 'W' | 'W' | 'W' | 'W' | 'X' | 'W' |
| L | 'X' | '0' | '1' | 'L' | 'W' | 'L' | 'W' | 'X' | 'L' |
| H | 'X' | '0' | '1' | 'H' | 'W' | 'H' | 'H' | 'X' | 'H' |
| - | 'X' | 'X' | 'X' | 'X' | 'X' | 'X' | 'X' | 'X' | 'X' |
);
```

14/07/2003

UAH-CPE/EE 422/522 ©AM

9

## AND Table for IEEE 9-valued

```
CONSTANT and_table : stdlogic_table := (
-- | U X 0 1 Z W L H -
| U | U | U | U | U | U | U | U | U |
| X | 'X' | '0' | 'X' | 'X' | 'X' | '0' | 'X' | 'X' |
| 0 | '0' | '0' | '0' | '0' | '0' | '0' | '0' | '0' |
| 1 | 'X' | '0' | '1' | '1' | '1' | '1' | '1' | 'X' |
| Z | 'X' | '0' | 'X' | 'X' | 'X' | '0' | 'X' | 'X' |
| W | 'X' | '0' | 'X' | 'X' | 'X' | '0' | 'X' | 'X' |
| L | '0' | '0' | '0' | '1' | '0' | '0' | '0' | '0' |
| H | 'X' | '0' | '1' | '1' | 'X' | '1' | '1' | 'X' |
| - | 'X' | 'X' | '0' | 'X' | 'X' | '0' | 'X' | 'X' |
);
```

14/07/2003

UAH-CPE/EE 422/522 ©AM

10

## AND Function for std\_logic\_vectors

```
function "and" (l : std_ulogic; r : std_ulogic) return U001 is
begin
    return (and_table(l, r));
end "and";

function "and" (l : std_logic_vector; r : std_logic_vector) is
alias lv : std_logic_vector ( 1 to l'LENGTH ) is l;
alias rv : std_logic_vector ( 1 to r'LENGTH ) is r;
variable result : std_logic_vector ( 1 to l'LENGTH );
begin
    if ( l'LENGTH /= r'LENGTH ) then
        assert FALSE
        report "arguments of overloaded 'and' operator are not of the same length"
        severity FAILURE;
    else
        for i in result'RANGE loop
            result(i) := and_table(lv(i), rv(i));
        end loop;
    end if;
    return result;
end "and";
```

14/07/2003

UAH-CPE/EE 422/522 ©AM

11

## Generics

- Used to specify parameters for a component in such a way that the parameter values must be specified when the component is instantiated
- Example: rise/fall time modeling

```
entity RAND2 is
generic (Trise, Tfall, tdrive, load : natural);
port (o,b : in bit; c : out bit);
end RAND2;

architecture behavior of RAND2 is
signal rand_value : bit;
begin
    rand_value <= a rand b;
    c <= rand_value after (Trise + 3 ns * load) when rand_value = '1'
    else rand_value after (Tfall + 2 ns * load);
end behavior;
```

14/07/2003

UAH-CPE/EE 422/522 ©AM

12

## Rise/Fall Time Modeling Using Generics

```

entity NAND2 is
  generic (Trise, Tfall: time; load: natural);
  port (a,b : in bit; c : out bit);
end NAND2;

architecture behavior of NAND2 is
  signal rand_value : bit;
begin
  rand_value <= a and b;
  c <= rand_value after (Trise + 3 ns + load) when rand_value = '1'
  else rand_value after (Tfall + 2 ns + load);
end behavior;

entity NAND2_test is
  port (in1, in2, in3, in4 : in bit;
        out1, out2 : out bit);
end NAND2_test;

architecture behavior of NAND2_test is
  component NAND2 is
    generic (Trise: time := 3 ns; Tfall: time := 2 ns;
            load: natural := 1);
    port (a,b : in bit;
          c : out bit);
  end component;
begin
  U1: NAND2 generic map (2 ns, 1 ns, 2) port map (in1, in2, out1);
  U2: NAND2 port map (in3, in4, out2);
end behavior;

```


14/07/2003

UAH-CPE/EE 422/522 ©AM

13

## Generate Statements

- Provides an easy way of instantiating components when we have an iterative array of identical components
- Example: 4-bit RCA



14/07/2003

UAH-CPE/EE 422/522 ©AM

14

## 4-bit Adder

```

entity Adder4 is
  port (A, B: in bit_vector(3 downto 0); Ci: in bit; -- Inputs
        S: out bit_vector(3 downto 0); Co: out bit); -- Outputs
end Adder4;

architecture Structure of Adder4 is
  component FullAdder
    port (X, Y, Cin: in bit; -- Inputs
          Cout, Sum: out bit); -- Outputs
  end component;
  signal C: bit_vector(3 downto 1);
begin
  --Instantiate four copies of the FullAdder
  FA0: FullAdder port map (A(0), B(0), Ci, C(1), S(0));
  FA1: FullAdder port map (A(1), B(1), C(1), C(2), S(1));
  FA2: FullAdder port map (A(2), B(2), C(2), C(3), S(2));
  FA3: FullAdder port map (A(3), B(3), C(3), Co, S(3));
end Structure;

```

14/07/2003

UAH-CPE/EE 422/522 ©AM

15

## 4-bit Adder using Generate

```

entity Adder4 is
  port (A, B: in bit_vector(3 downto 0); Ci: in bit; -- Inputs
        S: out bit_vector(3 downto 0); Co: out bit); -- Outputs
end Adder4;

architecture Structure of Adder4 is
  component FullAdder
    port (X, Y, Cin: in bit; -- Inputs
          Cout, Sum: out bit); -- Outputs
  end component;
  signal C: bit_vector(4 downto 0);
begin
  C(0) <= Ci;
  -- generate four copies of the FullAdder
  FullAdd4: for i in 0 to 3 generate
  begin
    FAx: FullAdder port map (A(i), B(i), C(i), C(i+1), S(i));
  end generate FullAdd4;
  Co <= C(4);
end Structure;

```

14/07/2003

UAH-CPE/EE 422/522 ©AM

16

## Synthesis of VHDL Code

- Synthesizer
  - take a VHDL code as an input
  - synthesize the logic: output may be a logic schematic with an associated wirelist
- Synthesizers accept a subset of VHDL as input
- Efficient implementation?
- Context

```

...
A <= B and C;      wait until clk'event and clk = '1';
A <= B and C;
    
```

Implies CM for A

Implies a register or flip-flop

14/07/2003

UAH-CPE/EE 422/522 ©AM

17

## Synthesis of VHDL Code (cont'd)

- When use integers specify the range
  - if not specified, the synthesizer may infer 32-bit register
- When integer range is specified, most synthesizers will implement integer addition and subtraction using binary adders with appropriate number of bits
- General rule: when a signal is assigned a value, it will hold that value until it is assigned new value

14/07/2003

UAH-CPE/EE 422/522 ©AM


18

## Unintentional Latch Creation

```

entity latch_example is
  port(a: in integer range 0 to 3;
        b: out bit);
end latch_example;

architecture test1 of latch_example is
begin
  process(s)
  begin
    case a is
      when 0 => b <= '1';
      when 1 => b <= '0';
      when 2 => b <= '1';
      when others => null;
    end case;
  end process;
end test1;
    
```



What if a = 3?

The previous value of b should be held in the latch, so G should be 0 when a = 3.

To eliminate latch => replace the word null with b <= 0;

14/07/2003

UAH-CPE/EE 422/522 ©AM

19

## If Statements

```

if A = '1' then NextState <= 3;
end if;
    
```

What if A /= 1?

Retain the previous value for NextState?

Synthesizer might interpret this to mean that NextState is unknown!

```

if A = '1' then NextState <= 3;
else NextState <= 2;
end if;
    
```

14/07/2003

UAH-CPE/EE 422/522 ©AM


20

## Synthesis of a Case Statement

```

entity case_example is
  port(a: in integer range 0 to 2;
        b: out integer range 0 to 3);
end case_example;
architecture test1 of case_example is
begin
  process(a)
  begin
    case a is
      when 0 => b <= 2;
      when 1 => b <= 3;
      when 2 => b <= 3;
    end case;
  end process;
end test1;

```




14/07/2003

UAH-CPE/EE 422/522 ©AM

21

## Case Statement: Before and After Optimization



14/07/2003

UAH-CPE/EE 422/522 ©AM

22


## Synthesis of an If Statement

```

entity if_example is
  port(A,B: in bit;
        C,D,E: in bit_vector(2 downto 0);
        Z: out bit_vector(2 downto 0));
end if_example;
architecture test1 of if_example is
begin
  process(A,B)
  begin
    if A = '1' then Z <= C;
    elsif B = '1' then Z <= D;
    else Z <= E;
    end if;
  end process;
end test1;

```

Synthesized code before optimization



14/07/2003

UAH-CPE/EE 422/522 ©AM

23

## Standard VHDL Synthesis Package

- Every VHDL synthesis tool provides its own package of functions for operations commonly used in hardware models
- IEEE is developing a standard synthesis package, which includes functions for arithmetic operations on bit\_vectors and std\_logic\_vectors
  - numeric\_bit package defines operations on bit\_vectors
    - type unsigned is array (natural range<>) of bit;
    - type signed is array (natural range<>) of bit;
  - package include overloaded versions of arithmetic, relational, logical, and shifting operations, and conversion functions
  - numeric\_std package defines similar operations on std\_logic\_vectors

14/07/2003

UAH-CPE/EE 422/522 ©AM

24

## Numeric\_bit, Numeric\_std

- Overloaded operators
  - Unary: abs, -
  - Arithmetic: +, -, \*, /, rem, mod
  - Relational: >, <, >=, <=, =, /=
  - Logical: not, and, or, nand, nor, xor, xnor
  - Shifting: shift\_left, shift\_right, rotate\_left, rotate\_right, sll, srl, rol, ror

14/07/2003

UAH-CPE/EE 422/522 ©AM

25

## Numeric\_bit, Numeric\_std (cont'd)

If the left and right signed operands are of different lengths, the shortest operand will be sign-extended before performing an arithmetic operation. For unsigned operands, the shortest operand will be extended by filling in 0's on the left. Examples:

```
signed:  "01101" + "1011"  becomes  "01101" + "11011" = "01000"
unsigned: "01101" + "1011" becomes  "01101" + "01011" = "11000"
```

When addition is performed on unsigned or signed operands, the final carry is discarded and overflow is ignored. If a carry is needed, an extra bit can be added to one of the operands. Examples:

14/07/2003

UAH-CPE/EE 422/522 ©AM

25

14/07/2003

UAH-CPE/EE 422/522 ©AM

26

## Numeric\_bit, Numeric\_std (cont'd)

```
constant A: unsigned[3 downto 0] := "1101";
constant B: signed[3 downto 0] := "1011";
variable Sumu: unsigned[4 downto 0];
variable Sums: signed[4 downto 0];
variable Overflow: boolean;
-----
Sumu := '0' & A + unsigned("0101");
-- result is "10010" (sum = 2, carry = 1)
Sums := B(3) & B + signed("1101");
-- result is "11000" (sum = -8, carry = 1)
Overflow := Sums(4) /= Sums(3) -- Overflow is false
```

In the above example, the notation unsigned("0101") is a type qualification which assigns the type unsigned to the bit vector "0101".

14/07/2003

UAH-CPE/EE 422/522 ©AM

27

## Synthesis Examples (1)

```
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;

entity example is
port (signal clock: in bit;
      signal A, B: in signed[3 downto 0];
      signal go: out boolean);
signal acc: inout signed[3 downto 0] := "0000";
signal count: inout unsigned[3 downto 0] := "0000";
end example;

architecture ex of example is
begin
  go <= (A >= B); -- 4-bit comparator
  process
  begin
    wait until clock'event and clock = '1';
    acc <= acc + B; -- 4-bit register and 4-bit adder
    count <= count + 1; -- 4-bit counter
  end process;
end;
```

14/07/2003

UAH-CPE/EE 422/522 ©AM

28

## Synthesis Examples (2a)

- Mealy machine:  
BCD to  
BCD+3  
Converter

```

entity SMI_2 is
  port(X, CLK: in bit; Z: out bit);
end SMI_2;

architecture Table of SMI_2 is
  subtype s_type is integer range 0 to 7;
  signal State, Nextstate: s_type; -- state assignment
  constant S0: s_type := 0; -- state assignment
  constant S1: s_type := 4;
  constant S2: s_type := 5;
  constant S3: s_type := 7;
  constant S4: s_type := 6;
  constant S5: s_type := 3;
  constant s6: s_type := 2;
begin
  process(State,S) -- Combinational Network
  begin
    Z <= '1'; Nextstate <= S0; -- added to avoid latch
    case State is
      when S0 =>
        if X='0' then Z<='0'; Nextstate<=S1;
        else Z<='1'; Nextstate<=S2; end if;
      when S1 =>
        if X='0' then Z<='1'; Nextstate<=S3;
        else Z<='0'; Nextstate<=S4; end if;
      when S2 =>
        if X='0' then Z<='0'; Nextstate<=S4;
        else Z<='1'; Nextstate<=S4; end if;
    end case;
  end process;
end Table;

```

14/07/2003

UAH-CPE/EE 422/522 ©AM

29

## Synthesis Examples (2b)

- Mealy machine:  
BCD to  
BCD+3  
Converter

```

when S3 =>
  if X='0' then Z<='0'; Nextstate<=S5;
  else Z<='1'; Nextstate<=S5; end if;
when S4 =>
  if X='0' then Z<='1'; Nextstate<=S5;
  else Z<='0'; Nextstate<=S6; end if;
when S5 =>
  if X='0' then Z<='0'; Nextstate<=S5;
  else Z<='1'; Nextstate<=S5; end if;
when S6 =>
  if X='0' then Z<='1'; Nextstate<=S5; end if;
when others => null;
end case;
end process;

process(CLK) -- State Register
begin
  if CLK='1' and CLK'event then -- rising edge of clock
    State <= Nextstate;
  end if;
end process;
end Table;


```

14/07/2003

UAH-CPE/EE 422/522 ©AM

30

## Synthesis Examples (2c)



3 FF, 13 gates

14/07/2003

UAH-CPE/EE 422/522 ©AM

31

## Files

- File input/output in VHDL
- Used in test benches
  - Source of test data
  - Storage for test results
- VHDL provides a standard TEXTIO package
  - read/write lines of text

14/07/2003

UAH-CPE/EE 422/522 ©AM

32



## Files

### File Declaration

**file** file-name: file-type [open mode] is "file-pathname";

Example:

```
file test_data: text open read_mode is "c:\test1\test.dat"
```

> declares a file named test\_data of type text which is opened in the read mode. The physical location of the file is in the test1 directory on the c: drive.

### Modes for Opening a File

**read\_mode** file elements can be read using a read procedure

**write\_mode** new empty file is created; elements can be written using a write procedure

**append\_mode** allows writing to an existing file

## Standard TEXTIO Package

- Contains declarations and procedures for working with files composed of lines of text
- Defines a file type named text:  

```
type text is file of string;
```
- Contains procedures for reading lines of text from a file of type text and for writing lines of text to a file

## Reading TEXTIO file

- **Readline** reads a line of text and places it in a buffer with an associated pointer
- Pointer to the buffer must be of type line, which is declared in the textio package as:  

```
type line is access string;
```
- When a variable of type line is declared, it creates a pointer to a string
- Code

```
variable buff: line;  
...  
readline (test_data, buff);
```

  - reads a line of text from test\_data and places it in a buffer which is pointed to by buff

## Extracting Data from the Line Buffer

- To extract data from the line buffer, call a read procedure one or more times
- For example, if bv4 is a bit\_vector of length four, the call

```
read(buff, bv4)
```

  - extracts a 4-bit vector from the buffer, sets bv4 equal to this vector, and adjusts the pointer buff to point to the next character in the buffer. Another call to read will then extract the next data object from the line buffer.

## Extracting Data from the Line Buffer (cont'd)

- TEXTIO provides overloaded *read* procedures to read data of types bit, bit\_vector, boolean, character, integer, real, string, and time from buffer
- Read forms

```
read(pointer, value)
read(pointer, value, good)
```

  - good is boolean that returns TRUE if the read is successful and FALSE if it is not
  - type and size of value determines which of the read procedures is called
  - character, strings, and bit\_vectors within files of type text are not delimited by quotes

14/07/2003

UAH-CPE/EE 422/522 ©AM

37

## Writing to TEXTIO files

- Call one or more write procedures to write data to a line buffer and then call writeline to write the line to a file

```
variable buffw : line;
variable int1 : integer;
variable bv8 : bit_vector(7 downto 0);
...
write(buffw, int1, right, 6); --right just., 6 ch. wide
write(buffw, bv8, right, 10);
writeln(buffw, output_file);
```
- Write parameters: 1) buffer pointer of type line, 2) a value of any acceptable type, 3) justification (left or right), and 4) field width (number of characters)

14/07/2003

UAH-CPE/EE 422/522 ©AM

38

## An Example

- Procedure to read data from a file and store the data in a memory array
- Format of the data in the file
  - address N comments
  - byte1 byte2 ... byteN comments
    - address – 4 hex digits
    - N – indicates the number of bytes of code
    - bytei – 2 hex digits
    - each byte is separated by one space
    - the last byte must be followed by a space
    - anything following the last state will not be read and will be treated as a comment

14/07/2003

UAH-CPE/EE 422/522 ©AM

39

## An Example (cont'd)

- Code sequence: an example

```
- 12AC 7 (7 hex bytes follow)
AE 03 B6 91 C7 00 0C (LDX imm, LDA dir, STA ext)
005B 2 (2 bytes follow)
01 FC_
```
- TEXTIO does not include read procedure for hex numbers
  - we will read each hex value as a string of characters and then convert the string to an integer
- How to implement conversion?
  - table lookup – constant named lookup is an array of integers indexed by characters in the range '0' to 'F'
  - this range includes the 23 ASCII characters: '0', '1', ... '9', '!', '!', '!', '<', '=', '>', '?', '@', 'A', ... 'F'
  - corresponding values:  
0, 1, ... 9, -1, -1, -1, -1, -1, -1, -1, 10, 11, 12, 13, 14, 15

14/07/2003

UAH-CPE/EE 422/522 ©AM

40

## VHDL Code to Fill Memory Array

```

library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all; -- CONV_STD_LOGIC_VECTOR(int, size)
use std.textio.all;

entity testfill is
end testfill;

architecture fillmem of testfill is
    type RAMtype is array (0 to 8191) of std_logic_vector(7 downto 0);
    signal mem: RAMtype := (others=>(others=>'0'));

    procedure fill_memory(signal mem: inout RAMtype) is
        type HexTable is array(character range <>) of integer;
        -- valid hex chars: 0, 1, ..., A, B, C, D, E, F (upper-case only)
        constant lookup : HexTable('0' to 'F') :=
            (0, 1, 2, 3, 4, 5, 6, 7, 8, 9, -1, -1, -1, -1, -1, -1);
        file infile: text open read_mode is "mem1.txt"; -- open file for reading
        -- file infile: text is in "mem1.txt"; -- VHDL '87 version
        variable buff: line;
        variable addr_s: string(4 downto 1);
        variable data_s : string(3 downto 1); -- data_s(1) has a space
        variable addr1, byte_cnt: integer; variable data: integer range 255 downto 0;
    end procedure;
end architecture;

```

14/07/2003

UAH-CPE/EE 422/522 ©AM

41

## VHDL Code to Fill Memory Array (cont'd)

```

begin
    while (not endfile(infile)) loop
        readline(infile, buff);
        read(buff, addr_s); -- read addr hexnum
        read(buff, byte_cnt); -- read number of bytes to read
        addr1 := lookup(addr_s(4))*4096 + lookup(addr_s(3))*256
            + lookup(addr_s(2))*16 + lookup(addr_s(1));
        readline(infile, buff);
        for i in 1 to byte_cnt loop
            read(buff, data_s); -- read 2 digit hex data and a space
            data := lookup(data_s(3))*16 + lookup(data_s(2));
            mem(addr1) <= CONV_STD_LOGIC_VECTOR(data, 8);
            addr1 := addr1 + 1;
        end loop;
    end while;
end fill_memory;

begin
    testbench: process
    begin
        fill_memory(mem);
        -- insert code that uses memory data
    end process;
end fillmem;

```

14/07/2003

UAH-CPE/EE 422/522 ©AM

42

## Things to Remember

- Attributes associated to signals
    - allow checking for setup, hold times, and other timing specifications
  - Attributes associated to arrays
    - allow us to write procedures that do not depend on the manner in which arrays are indexed
  - Inertial and transport delays
    - allow modeling of different delay types that occur in real systems
  - Operator overloading
    - allow us to extend the definition of VHDL operators
- so that they can be used with different types of operands

14/07/2003

UAH-CPE/EE 422/522 ©AM

43

## Things to Remember (cont'd)

- Multivalued logic and the associated resolution functions
  - allow us to model tri-state buses, and systems where a signal is driven by more than one source
- Generics
  - allow us to specify parameter values for a component when the component is instantiated
- Generate statements
  - efficient way to describe systems with iterative structure
- TEXTIO
  - convenient way for file input/output


14/07/2003

UAH-CPE/EE 422/522 ©AM

44

## Networks for Arithmetic Operations

### Case Study: Serial Adder with Accumulator



14/07/2003


UAH-CPE/EE 422/522 ©AM

45

## Networks for Arithmetic Operations

### Serial Adder with Accumulator

	X	Y	C <sub>i</sub>	sum <sub>i</sub>	C <sub>i+1</sub>
t <sub>0</sub>	0101	0111	0	0	1
t <sub>1</sub>	0010	1011	1	0	1
t <sub>2</sub>	0001	1101	1	1	1
t <sub>3</sub>	1000	1110	1	1	0
t <sub>4</sub>	1100	0111	0	(1)	(0)



Present State	Next State		Present Output (Sh)	
	N=0	N=1	N=0	N=1
S <sub>0</sub>	S <sub>0</sub>	S <sub>1</sub>	0	1
S <sub>1</sub>	S <sub>2</sub>	S <sub>2</sub>	1	1
S <sub>2</sub>	S <sub>3</sub>	S <sub>3</sub>	1	1
S <sub>3</sub>	S <sub>0</sub>	S <sub>0</sub>	1	1

14/07/2003

UAH-CPE/EE 422/522 ©AM

46

## State Graphs for Control Networks

- Use variable names instead of 0s and 1s
  - E.g.,  $X_i X_j / Z_p Z_q$ 
    - if  $X_i$  and  $X_j$  inputs are 1, the outputs  $Z_p$  and  $Z_q$  are 1 (all other outputs are 0s)
  - E.g.,  $X = X_1 X_2 X_3 X_4$ ,  $Z = Z_1 Z_2 Z_3 Z_4$ 
    - $X_1 X_4 / Z_2 Z_3 = 1 \dots 0 / 0 \ 1 \ 1 \ 0$

14/07/2003

UAH-CPE/EE 422/522 ©AM

47

## Constraints on Input Labels

- Assume:  $I$  – input expression  $\Rightarrow$  we traverse the arc when  $I=1$ 
  - If  $I_i$  and  $I_j$  are any pair of input labels on arcs exiting state  $S_k$ , then  $I_i I_j = 0$  if  $i \neq j$ .  
Assures that at most one input label can be 1 at any given time
  - If  $n$  arcs exit state  $S_k$  and the  $n$  arcs have input labels  $I_1, I_2, \dots, I_n$ , respectively, then  $I_1 + I_2 + \dots + I_n = 1$ .  
Assures that at least one input label will be 1 at any given time



1 + 2: Exactly one label will be 1  $\Rightarrow$  the next state will be uniquely defined for every input combination

14/07/2003

UAH-CPE/EE 422/522 ©AM


48

## Constraints on Input Labels (cont'd)




## Networks for Arithmetic Operations

### Case Study: Serial Parallel Multiplier




Note: we use unsigned binary numbers

## Block Diagram of a Binary Multiplier




Ad – add signal // adder outputs are stored into the ACC  
 Sh – shift signal // shift all 9 bits to right  
 Ld – load signal // load multiplier into the 4 lower bits of the ACC  
 and clear the upper 5 bits

## Multiplication Example



dividing line between product and multiplier

## State Graph for Binary Multiplier



14/07/2003

UAH-CPE/EE 422/522 ©AM

53

## Behavioral VHDL Model

```

library BITLIB;
use BITLIB.bit_pack.all;
entity mult4x4 is
    port (Clk, St: in bit;
          Mplier, Mcond: in bit_vector(3 downto 0);
          Done: out bit);
end mult4x4;

architecture behave1 of mult4x4 is
    signal State: integer range 0 to 9; -- accumulator
    signal ACC: bit_vector(8 downto 0); -- M is bit 0 of ACC
    alias M: bit is ACC(0);
begin
    process
    begin
        wait until Clk = '1'; -- executes on rising edge of clock
        case State is
            when 0 => -- initial State
                if St = '1' then
                    ACC(8 downto 4) <= '00000'; -- Begin cycle
                    ACC(3 downto 0) <= Mplier; -- load the multiplier
                    State <= 1;
                end if;
            end case;
        end process;
    end behave1;

```

14/07/2003

UAH-CPE/EE 422/522 ©AM

54

## Behavioral VHDL Model (cont'd)

```

        when 1 | 3 | 5 | 7 => -- "add/shift" State
            if M = '1' then -- Add multiplicand
                ACC(8 downto 4) <= add94(ACC(7 downto 4), Mcond, '0');
                State <= State + 1;
            else
                ACC <= '0' & ACC(8 downto 3); -- Shift accumulator right
                State <= State + 2;
            end if;
        when 2 | 4 | 6 | 8 => -- "shift" State
            ACC <= '0' & ACC(8 downto 1); -- Right shift
            State <= State + 1;
        when 9 => -- End of cycle
            State <= 0;
        end case;
    end process;
    Done <= '1' when State = 9 else '0';
end behave1;

```

14/07/2003

UAH-CPE/EE 422/522 ©AM

55