

## Review: Operator Overloading

- Operators +, - operate on integers
- Write procedures for bit vector addition/subtraction - addvec, subvec
- Operator overloading allows using + operator to implicitly call an appropriate addition function
- How does it work?
- When compiler encounters a function declaration in which the function name is an operator enclosed in double quotes, the compiler treats the function as an operator overloading ("+")
- when a " + " operator is encountered, the compiler automatically checks the types of operands and calls appropriate functions


## Additional Topics in VHDL

- Attributes
- Transport and Inertial Delays
- Operator Overloading
- Multivalued Logic and Signal Resolution
- IEEE 1164 Standard Logic
- Generics
- Generate Statements
- Synthesis of VHDL Code
- Synthesis Examples
- Files and Text IO

14/07/2003 UAH-CPE/EE 422/522 @AM
2

## Review: Multivalued Logic

- Bit $(0,1)$
- Tristate buffers and buses => high impedance state 'Z'
- Unknown state 'X'
- e. g., a gate is driven by ' $Z$ ', output is unknown
- a signal is simultaneously driven by ' 0 ' and ' 1 '


14/07/2003

## Review: Signal Resolution

- VHDL signals may either be resolved or unresolved
- Resolved signals have an associated resolution function
- Bit type is unresolved -
- there is no resolution function
- if you drive a bit signal to two different values in two concurrent statements, the compiler will generate an error

| $14 / 07 / 2003$ | UAH-CPE/EE 422/522 ©AM | 5 |
| :--- | :--- | :--- |

## Review: Resolution Function for X01Z

```
    mewermomot
```





```
        moll)
```




```
    package baey burpack is
        tperevic tetce ts erray tu, vicu_ xolsi of u vole:
        tosstam iesolvolDte | \012.19) = 
            x,x,x>12
            <\alpha,\alpha,N,0
```



```
    tametien resolmet is:0, ablic vecorl retuen a shat is
    variatie reuat :caliz < %
    *)
        Nebum
            jor lis ruonge laep
```



```
        Nond leog:
        and If;
    Me.amm, rohl
    -ere hompoci
14/07/2003

Define AND and OR for 4 -valued inputs?



\section*{Generics}
- Used to specify parameters for a component in such a way that the parameter values must be specified when the component is instantiated
- Example: rise/fall time modeling
```

    entity hawc2 is 
    port la, in int; f: vot हR):
    and MNVO2;
architecture beluvior of nawn2 is
signat natd watut: ber,
begin
rana value -a rand b
<< nend value atter (Trise + ) ns * lowd) when navd value - 't
slsen nand value efter (Tbul +2 m, "lod!:
end beflucior;

```

\section*{Rise/Fall Time Modeling Using Generics}

\section*{montity fucico is}
genevic (ilise 1tsal arie: lasd natural
end HNOMOL :
erchitecture beharor of MH02 is
signal nund_vabue : Bde
bapl
fosa volie s- a sand bi

d beluaiker:
anenty MWDC2 batt is
part lint, in 2, in], ind in bet
out1, outz out bel:
architecture bedinery of


bast: noturst: \(=11\);
port (a) is ts.
and cormpenent.
beain
 (12: RNMOR port map 0ns. 134 , out2);
\(\qquad\)
14/07/2003 nd beruwsr;

UAH-CPE/EE 422/522 ©AM

\section*{4-bit Adder}
```

    entity Adder4 is
    port (A, B: in bit_vector ( }3\mathrm{ downto 0); Ci: in bit;
    end Adder4;
architecture Structure of Adder4 is
component Fulladder
port $\langle X, Y$, Cin: in bit

- Inputs
Cout, Sum: out bit); -- Outputs
end component
signal C: bit_vector(3 downto 1);
begin -instantiate four copies of the Fulsadder FAD: FullAdder port map $(\mathrm{A}(0), \mathrm{B}(0), \mathrm{C}, \mathrm{C}(1), \mathrm{S}(0))$; FA1: FullAdder port map $\{A(1), \mathrm{B}(1), \mathrm{C}(1), \mathrm{C}(2), \mathrm{S}(1))$; FA2: Fulladder port map $(A(2), B(2), C(2), C(3), S(2))$; FA3: Fulladder port map $\{A(3), B(3), C(3), C 0, S(3))$; end Structure;

```

\section*{Generate Statements}
- Provides an easy way of instantiating components when we have an iterative array of identical components
- Example: 4-bit RCA


14/07/2003 UAH-CPE/EE 422/522 @AM
14

\section*{4-bit Adder using Generate}
entity Adder 4 is
port (A, B; in bit vector (3 downto 0); O: In bit: - Inputs S: out bit vector(3 downto 9): Co: out bit); - Outputs end AdSer4:
architecture Structure of Adder4 is
component Fullisoder
port (X, Y, Gin: in the , - inpects
Cout, Sum: out bits - Qutputs
end component:
signal C: bet vettor (4 downto 0);
begin
\(C(0)<-C l\)
-- geterate four copies of the Fullidder
Fulliddd for I in 0 to 3 generate
bugin
fAx: Fulladder part map \(\{\mathcal{N}(1), \mathrm{B}(1), \mathrm{C}(1), \mathrm{C}(1+3), S(1)\} ;\) end generate FulAdd4;
\(\mathrm{Co} \leqslant-\mathrm{C}(4)\)
end Structure

14/07/2003

\section*{Synthesis of VHDL Code}

\section*{- Synthesizer}
- take a VHDL code as an input
- synthesize the logic: output may be a logic schematic with an associated wirelist
- Synthesizers accept a subset of VHDL as input
- Efficient implementation?
- Context
\begin{tabular}{ll} 
A \(<=\mathrm{B}\) and \(\mathrm{C} ;\) & wait until clk'event and \(\mathrm{Clk}={ }^{\prime} 1^{\prime} ;\) \\
& \(\mathrm{A}<=\mathrm{B}\) and \(\mathrm{C} ;\) \\
Implies CM for A & Implies a register or flip-flop \\
\hline UAH-CPE/EE 422/522 ©AM & 17 \\
\hline
\end{tabular}

\section*{Synthesis of VHDL Code (cont'd)}
- When use integers specify the range
- if not specified, the synthesizer may infer 32-bit register
- When integer range is specified, most synthesizers will implement integer addition and subtraction using binary adders with appropriate number of bits
- General rule: when a signal is assigned a value, it will hold that value until it is assigned new value

14/07/2003 UAH-CPE/EE 422/522 ©AM
18

\section*{Unintentional Latch Creation}
enoby inich esampie is
pertia: in inticyo ramge a to 3
bi: ois hit:
end latch exeripl
architecture terti of woch example is
begin begin
process/, p )
\begin{tabular}{l} 
begin \\
case a la \\
\hline
\end{tabular}
when \(0 \Rightarrow \mathrm{~b}<-1\) '
when \(1 \gg b<-1\)
When \(2 \Rightarrow>\mathrm{D}<=1\).
end case:
and process
cad tert:
What if \(\mathrm{a}=3\) ?
The previous value of \(b\) should be held in the latch, so \(G\) should be 0 when \(\mathrm{a}=3\).
To eliminate latch \(=>\) replace the word null with \(b<=0 ;\)
UAH-CPE/EE 422/522 ©AM

\section*{If Statements}
if \(A=\) ' 1 ' then NextState \(<=3\);
end if;

What if \(A /=1\) ?
Retain the previous value for NextState?
Synthesizer might interpret this to mean that NextState is unknown!
if \(A=\) ' 1 ' then NextState \(<=3\);
else NextState <= 2;
end if;

14/07/2003



\section*{Standard VHDL Synthesis Package}
- Every VHDL synthesis tool provides its own package of functions for operations commonly used in hardware models
- IEEE is developing a standard synthesis package, which includes functions for arithmetic operations on bit_vectors and std_logic vectors
- numeric_bit package defines operations on bit_vectors
- type unsigned is array (natural range<>) of bit;
- type signed is array (natural range<>) of bit;
- package include overloaded versions of arithmetic, relational, logical, and shifting operations, and conversion functions
- numeric_std package defines similar operations on std_logic vectors

14/07/2003
\begin{tabular}{|l|}
\hline \multicolumn{1}{|c|}{ Numeric_bit, Numeric_std } \\
\hline - Overloaded operators \\
- Unary: abs, - \\
- Arithmetic: \(+,-{ }^{*}, /\), rem, mod \\
- Relational: \(>,<,>=,<=,=, /=\) \\
- Logical: not, and, or, nand, nor, xor, xnor \\
- Shifting: shift_left, shift_right, rotate_left, rotate_right, \\
sll, srl, rol, ror
\end{tabular}

\section*{Numeric_bit, Numeric_std (cont'd)}

If the left and rigth signed operancti are of differert longthe, the shortost operand will be an-catended before performiny ar antrmetk operatom. for insigned operands, the shortest operand wili be extended by filling in us an the lech. Exarpies:
stigned.
*6L111" + *1013* bedoces *01101* + *11011" = *01006


When addition is porformad tin ansigted or signed operands, the frat cirry is dhicirded and overtion is ignored. It B carry is needed, an extra bit can be added to one of the aperands. Examples

\section*{Numeric_bit, Numeric_std (cont'd)}
```

constast A: unsigned,3 dowwto ol i= "1201"
constant B: sgned 13 downte (5) := '1012*
variable 5umu: unslgnedl (4 downto 0);
variable Sums: signed/4 downto of:
variable Ovcrliow, bookca
Sumu : '0'\& A + unskned'(0101"%;
-result is "10010" (sum = 2, cary = 1)
Sums == B(3) \& B + sigwdf("1201");

# 

Ovemion := Sums(4) j= Sume(3) - Overicu* is false

```

In the abores exactiple, the notation unsigted "O101") is a tppe qualficieico which assigy the trpe unsigned to the be wector oto1".

Synthesis Examples (1)
```

Iterary IEEE
use IEEE St1 logic, 1164, alc
use IEEES\S.log% som il
entity erampler is
gort {signal dock: in tit:
signal h, a: in बjgred;3 dowerte D|;
signat oot ent tomicon
signal ace: inaut wolowil I downta 2) :- -oocor;

```

```

            end enamples:
            archinecture s1 of ecamples is
            bogin
            gt <- (a>> ह): --4-bt marcorator
            grecess
            wait until cockevers and chock = 'I'
            acx < = acx + 5; - -4-bt regsler and 4-bt ander
            count <s count + 1; -4-bt voaver
    and prscess;
    end

```


\section*{Synthesis Examples (2b)}
- Mealy machine:

BCD to
\(B C D+3\)
Converter
\begin{tabular}{|c|c|c|}
\hline Converter & \begin{tabular}{l}
when 55 urs \\
Ex-'V' then 2 - - \(\mathrm{\sigma}\); Nexds \\
*lee \(2<v\) '1'; Mestratacter \\
when So => \\
 \\
when others "s nual: \\
end ceose: \\
and pracess: \\
process(CLK) \\
begin \\
If CIK='1' and CLKerosc then Data <- Nnotatato; \\
end if: \\
end process: \\
end Tatla:
\end{tabular} & \begin{tabular}{l}
ates-90; \\
; and II; \\
abe= -90 ; knd if; \\
- Sajle Dogyoter \\
+ fism etge of chock
\end{tabular} \\
\hline 14/07/2003 & UAH-CPE/EE 422/522 ©AM & 30 \\
\hline
\end{tabular}

\section*{Files}
- File input/output in VHDL
- Used in test benches
- Source of test data
- Storage for test results
- VHDL provides a standard TEXTIO package
- read/write lines of text

\section*{Files}

\section*{Eye Declaration}
file file-rane: fi -type [open mode] is "Sk-pathome";

\section*{Example:}

File test_diens: tent open resad_mode is "Chest hest, dot"
- declares a file named bees rasta of type text which is opened in the read mode. The physical location of the fila E in the that 1 directory on the c drive.

Modes for Oparima a Fie
read_mode Fie elements can be read using a read procedure
write mode new empty fie is crested; dement can be written using a write procedure append_mode slices wiling to an existing file

\section*{Standard TEXTIO Package}
- Contains declarations and procedures for working with files composed of lines of text
- Defines a file type named text:
type text is file of string;
- Contains procedures for reading lines of text from a file of type text and for writing lines of text to a file
\begin{tabular}{|lll}
\hline 14/0772003 & UAH-CPE/EE 422/522 @AM & 34 \\
\hline
\end{tabular}

\section*{Reading TEXTIO file}
- Readline reads a line of text and places it in a buffer with an associated pointer
- Pointer to the buffer must be of type line, which is declared in the textio package as:

> type line is access string;
- When a variable of type line is declared, it creates a pointer to a string
- Code
variable buff: line;
...
readline (test_data, buff);
- reads a line of text from test_data and places it in a buffer which is pointed to by buff

14/07/2003
UAH-CPE/EE 422/522 @AM

\section*{Extracting Data from the Line Buffer}
- To extract data from the line buffer, call a read procedure one or more times
- For example, if bv4 is a bit_vector of length four, the call

> read (buff, bv4)
- extracts a 4-bit vector from the buffer, sets bv4 equal to this vector, and adjusts the pointer buff to point to the next character in the buffer. Another call to read will then extract the next data object from the line buffer.

\section*{Extracting Data from the Line Buffer (cont'd)}
- TEXTIO provides overloaded read procedures to read data of types bit, bit_vector, boolean, character, integer, real, string, and time from buffer
- Read forms
\[
\begin{aligned}
& \text { read(pointer, value) } \\
& \text { read(pointer, value, good) }
\end{aligned}
\]
- good is boolean that returns TRUE if the read is successful and FALSE if it is not
- type and size of value determines which of the read procedures is called
- character, strings, and bit_vectors within files of type text are not delimited by quotes
\begin{tabular}{lll}
\hline 14/07/2003 & UAH-CPE/EE 422/522 ©AM & 37 \\
\hline
\end{tabular}

\section*{Writing to TEXTIO files}
- Call one or more write procedures to write data to a line buffer and then call writeline to write the line to a file
variable buffw : line;
variable int1 : integer;
variable bv8 : bit_vector (7 downto 0);
...
write (buffw, int1, right, 6); --right just., 6 ch. wide
write (buffw, bv8, right, 10);
writeln (buffw, output_file);
- Write parameters: 1) buffer pointer of type line,
2) a value of any acceptable type
3) justification (left or right), and 4) field width (number of characters)
\begin{tabular}{lll}
\hline 14/07/2003 & & \\
\hline
\end{tabular}

\section*{An Example}
- Procedure to read data from a file and store the data in a memory array
- Format of the data in the file
- address N comments
byte1 byte2 ... byteN comments
- address -4 hex digits
- N -indicates the number of bytes of code
- bytei - 2 hex digits
- each byte is separated by one space
- the last byte must be followed by a space
- anything following the last state will not be read and will be treated as a comment

\section*{An Example (cont'd)}
- Code sequence: an example
- 12AC 7 ( 7 hex bytes follow)

AE 03 B6 91 C 700 OC (LDX imm, LDA dir, STA ext)
005B 2 (2 bytes follow)
01 FC_
- TEXTIO does not include read procedure for hex numbers
- we will read each hex value as a string of characters and then convert the string to an integer
- How to implement conversion?
- table lookup - constant named lookup is an array of integers indexed by characters in the range ' 0 ' to ' \(F\) '
- this range includes the 23 ASCII characters:
'0', '1', ... '9', ':', ';', '<', '=', '>', '?', '@', 'A', ... 'F'
- corresponding values:
\(0,1, \ldots 9,-1,-1,-1,-1,-1,-1,-1,10,11,12,13,14,15\)
14/07/2003
UAH-CPE/EE 422/522 @AM


\section*{Things to Remember}
- Attributes associated to signals
- allow checking for setup, hold times, and other timing specifications
- Attributes associated to arrays
- allow us to write procedures that do not depend on the manner in which arrays are indexed
- Inertial and transport delays
- allow modeling of different delay types that occur in real systems
- Operator overloading
- allow us to extend the definition of VHDL operators so that they can be used with different types of operands
14/07/2003
UAH-CPE/EE 422/522 @AM

\section*{VHDL Code to Fill Memory Array (cont'd)}
begin
while [mot encriva|irflis)] loop
while (mot anciling (irfils);
readire (irflis, bulf):
reachres (irfils, bulf).
read (biff, adde 5 ).
- resd addr hexbum
read,baff, byte ont);
-read sumber of braes to read

+ bobuopladdr_si2 \()^{+}+16+\) hookup(addr_s \((1) 1 ;\)
readine (Irfle, butt):
for I in it to byte_ont loap


mamloddr1| \(<=\) CONV_STD. ICGIC_VECTOR(data, 8);
addr1 \(=\mathrm{zd} d r 1+11\)
end loop
end his memor
begin
tuatbench: process
bught
Limemoryimem:
inser code thot uses menory data
end process:
fond nimers:
14/07/2003 UAH-CPE/EE 422/522 @AM

\section*{Things to Remember (cont'd)}
- Multivalued logic and the associated resolution functions
- allow us to model tri -state buses, and systems where a signal is driven by more than one source
- Generics
- allow us to specify parameter values for a component when the component is instantiated
- Generate statements
- efficient way to describe systems with iterative structure
- TEXTIO
- convenient way for file input/output

14/07/2003
UAH-CPE/EE 422/522 ©AM


\section*{State Graphs for Control Networks}
- Use variable names instead of 0 s and 1 s
- E.g., XiXj/ZpZq
- if \(\mathrm{Xi}_{\mathrm{i}}\) and Xj inputs are 1 , the outputs Zp and Zq are 1 (all other outputs are 0 s)
- E.g., X = X1X2X3X4, Z = Z1Z2Z3Z4
- X1X4'/Z2Z3 == 1 - - 0/0 0110

\section*{Constraints on Input Labels}
- Assume: I - input expression => we traverse the arc when \(\mathrm{I}=1\)
1. If \(\mathrm{I}_{i}\) and \(\mathrm{If}_{\mathrm{j}}\) are any pair of input labels on arcs exiting state \(5_{\mathrm{k}}\), then \(\mathrm{I}_{\mathrm{if}} \mathrm{f}\) - 0 if \(1 \neq 1\).

Assures that at most one input label can be 1 at any given time
2. If \(n\) ancs exit state \(5_{k}\) and the \(n\) arcs have input labels \(1_{1}, I_{2}, \ldots\), In. respectively, then \(I_{1}+I_{2}+\ldots+I_{n}=1\).

Assures that at least one input label will be 1 at any given time
\(1+2\) : Exactly one label will be 1 =>
the next state will be uniquely defined for every input combination


Block Diagram of a Binary Multiplier

Ad - add signal // adder outputs are stored into the ACC
Sh - shift signal // shift all 9 bits to right
Ld-load signal // load multiplier into the 4 lower bits of the ACC and clear the upper 5 bits
14/07/2003


\section*{Networks for Arithmetic Operations}

\section*{Case Study: Serial Parallel Multiplier}


Note: we use unsigned binary numbers

14/07/2003 UAH-CPE/EE 422/522 ©AM
50


\section*{Behavioral VHDL Model}
library BiTLIE
use BITLIS, bs pack
entity mult \(4 \times 4\) is
port (Clk, St: in bit
Mplier, Mkand : in bk wector(3 downto 0) Done: out be)
end mul4 4 . 4 ;
architecture beharel of mos-4)4 is
\[
\begin{aligned}
& \text { utecture } \\
& \text { signal Sate: integer range o to } 9 \text {; }
\end{aligned}
\]
\[
\begin{aligned}
& \text { signal State: integer range } 0 \text { to } 9 \text {; } \\
& \text { signal NCC: Lit vecosर } B \text { downta D; } \quad \text { - acumulata }
\end{aligned}
\]
process
begin
begin
wait untal Clk = '1\% - exocutes on rising edge of dock
case SLate is cese state is whan 0=-
- nisial stane

II St ='1' then
ACC'B downto al \(\operatorname{cin}\) rocomo MCCK 3 downto 0 : \(<\pi\) Npliter
- Bepin cicte
nd if:
\begin{tabular}{ll|l}
\multicolumn{2}{c|}{ and if: } & \\
\hline UAH-CPE/EE 422/522 ©AM & 54
\end{tabular}

Behavioral VHDL Model (cont'd)
 and behavel:```

